

# Am7944


# **Subscriber Line Interface Circuit**

#### DISTINCTIVE CHARACTERISTICS

- Programmable constant-current feed
- Current gain = 200
- Programmable loop-detect threshold
- Low standby power
- Ground-key detector
- Tip Open state for ground-start lines
- -19 V to -56.5 V battery operation

- On-chip Thermal Management (TMG) feature
- Two-wire impedance set by single external impedance
- On-hook transmission
- On-chip ring relay driver and relay snubber circuit
- Ideal for DLC, PABX, and Fiber to the Curb/Home applications


## **BLOCK DIAGRAM**



## ORDERING INFORMATION

#### **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations				
Am7944	DC, JC			

#### **Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

#### Note:


\* Functionality of the device from  $0^{\circ}$ C to +70°C is guaranteed by production testing. Performance from -40°C to +85°C is guaranteed by characterization and periodic sampling of production units.

# CONNECTION DIAGRAMS Top View

#### 32-Pin PLCC



22-Pin Plastic DIP or 22-Pin Ceramic DIP



#### Notes:

- 1. Pin 1 is marked for orientation.
- 2. TP is a thermal conduction pin tied to substrate.
- 3. NC = No Connect

# **PIN DESCRIPTIONS**

Pin Names	Туре	Description
AGND/DGND	Gnd	Analog and Digital ground.
A(TIP)	Output	Output of A(TIP) power amplifier.
BGND	Gnd	Battery (power) ground.
B(RING)	Output	Output of B(RING) power amplifier.
C3-C1	Input	Decoder. TTL compatible. C3 is MSB and C1 is LSB.
CAS	Capacitor	Anti-saturation pin for capacitor to filter reference voltage when operating in anti-saturation region.
DA	Input	Ring-trip negative. Negative input to ring-trip comparator.
DB	Input	Ring-trip positive. Positive input to ring-trip comparator.
DET	Output	Switchhook detector. When enabled, a logic Low indicates the selected detector is tripped. The detector is selected by the logic inputs (C3–C1, E1–E0). The output is open-collector with a built-in 15 k $\Omega$ pull-up resistor.
E0	Input	DET Enable. A logic High enables DET. A logic Low disables DET. (DET = Logic High). (PLCC only)
E1	Input	Ground-Key Enable. E1 = High connects the ground-key detector to DET. E1 = Low connects the off-hook or ring-trip detector to DET. (PLCC only)
HPA	Capacitor	High-Pass Filter Capacitor. A(TIP) side of high-pass filter capacitor.
HPB	Capacitor	High-Pass Filter Capacitor. B(RING) side of high-pass filter capacitor.
RD	Resistor	Detector resistor. Detector threshold set and filter pin.
RDC	Resistor	DC feed resistor. Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN). Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN). V <sub>RDC</sub> is negative for normal polarity and positive for reverse polarity.
RINGOUT	Output	Ring Relay Driver. Open-collector driver with emitter internally connected to BGND.
RSN	Input	Receive Summing Node. The metallic current (AC and DC) between A(TIP) and B(RING) is equal to 200 times the current into this pin. The networks that program receive gain, two-wire impedance, and feed current all connect to this node.
TMG	_	Thermal management. A resistor connected from this pin to VBAT reduces the on-chip power dissipation in the normal polarity, Active state only. Refer to Table 2.
TP	Thermal	Thermal pin. Connection for heat dissipation. Internally connected to substrate (VBAT). Leave as open circuit or connected to VBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation
VBAT	Battery	Battery supply.
VCC	Power	+5 V power supply.
VEE	Power	−5 V power supply.
VTX	Output	Transmit Audio. This output is a unity gain version of the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network.

## **ABSOLUTE MAXIMUM RATINGS**

Storage temperature55°C to +150°C
$\rm V_{CC}$ with respect to AGND/DGND –0.4 V to +7.0 V
$V_{\mbox{\footnotesize EE}}$ with respect to AGND/DGND +0.4 V to –7.0 V
V <sub>BAT</sub> with respect to AGND/DGND:
Continuous
BGND with respect to AGND/DGND +3 V to –3 V
A(TIP) or B(RING) to BGND:
Continuous
Current from A(TIP) or B(RING)±150 mA
Current from TMG100 mA
Voltage on RINGOUT:  During transient
Current through relay drivers60 mA
DA and DB inputs  Voltage on ring-trip inputsV <sub>BAT</sub> to 0 V  Current into ring-trip inputs±10 mA
C3–C1, E0, E1 to AGND/DGND0.4 V to V <sub>CC</sub> + 0.4 V
Maximum power dissipation, $T_A = 85^{\circ}C$
No heat sink (See Note): In 22-pin ceramic DIP package
$ \begin{array}{llllllllllllllllllllllllllllllllllll$

**Note:**Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never be exposed to this temperature. Operation above 145°C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

# OPERATING RANGES Commercial (C) Devices

Ambient temperature	0°C to +70°C*
V <sub>CC</sub>	4.75 V to 5.25 V
V <sub>EE</sub>	4.75 V to -5.25 V
V <sub>BAT</sub>	19 V to -56.5 V
AGND/DGND	0 V
BGND with respect to AGND/DGND	. –100 mV to +100 mV
Load resistance on VTX to ground	nd10 k $\Omega$ min

Operating Ranges define those limits between which device functionality is guaranteed.

<sup>\*</sup> Functionality of the device from  $0^{\circ}$ C to  $+70^{\circ}$ C is guaranteed by production testing. Performance from  $-40^{\circ}$ C to  $+85^{\circ}$ C is guaranteed by characterization and periodic sampling of production units.

# **ELECTRICAL CHARACTERISTICS**

The Am7944 device is tested under the following conditions unless otherwise noted: BAT = -48 V,  $V_{CC}$  = +5 V,  $V_{EE}$  = -5 V,  $R_L$  = 900  $\Omega$ . The device is not tested in Polarity Reversal state.

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Analog (V <sub>TX</sub> ) output impedance			3		Ω	
Analog (V <sub>TX</sub> ) output offset	0°C to +70°C	-35		+35		_
	–40°C to +85°C	-40		+40	mV	4
Analog (RSN) input impedance	300 Hz to 3.4 kHz		1	20	_	4
Longitudinal impedance at A or B				35	Ω	
Overload level	4-wire and 2-wire, Active state	-2.5		+2.5	Vpk	2a
C vollada level	On hook, $R_{LAC} = 900 \Omega$	0.95		. 2.0	Vrms	2b
	Active or OHT state	0.33			VIIIIS	20
Transmission Performance	7.5			<u> </u>		
2-wire return loss	200 to 3400 Hz	26			dB	4, 8
(See Test Circuit D)	200 10 0400 112	20			ub	4, 0
Longitudinal Balance (2-Wire an	d 4-Wire See Test Circuit C): R.	- 740 O a	t V 4	18 V		
Longitudinal to metallic L-T, L-4	200 Hz to 1 kHz	_ = 7 40 22 0	ABAT	-0 <b>v</b>		
normal polarity	200 HZ to 1 KHZ 0°C to +70°C	63				_
normal polarity	-40°C to +85°C	58				4
	1 kHz to 3.4 kHz				dB	
	0°C to +70°C	58			uВ	
	-40°C to +85°C	54				4, 9
Longitudinal signal generation 4-L	300 Hz to 800 Hz	42				-,, -
Longitudinal signal generation 4-L	Active state and OHT state	27	35		mArms	
			30		IIIAIIIIS	
Insertion Loss (2- to 4-Wire and	4- to 2-wire, See Test Circuits A	and B)				
BAT = -48 V, $R_L$ = 900 Ω	0.15.4111			1		1
Gain accuracy	0 dBm, 1 kHz	0.45		.045		
	0°C to +70°C -40°C to +85°C	-0.15 -0.20		+0.15 +0.20		4
Cain accuracy OLIT state						
Gain accuracy, OHT state	–10 dBm, on hook,	-0.5		+0.5		4
Maniation with the management	$R_{LAC} = 900 \Omega$					
Variation with frequency	300 Hz to 3.4 kHz				dB	
	relative to 1 kHz 0°C to +70°C	-0.10		+0.10		
	-40°C to +85°C	-0.15		+0.15		4
Gain tracking	+7 dBm to -55 dBm					
Gain tracking	Reference: 0 dBm	-0.1		+0.1		4
	-40°C to +85°C	-0.15		+0.15		4
Balance Return Signal (4- to 4-W						
BAT = $-48 \text{ V}$ , R <sub>L</sub> = $900 \Omega$	me, oce rest offent by					
Gain accuracy	0 dBm, 1 kHz					
Can accuracy	0°C to +70°C	-0.15		+0.15		3
	-40°C to +85°C	-0.20		+0.20		4
Variation with frequency	300 Hz to 3.4 kHz					
	relative to 1 kHz					
	0°C to +70°C	-0.1		+0.1	dB	3
	-40°C to +85°C	-0.15		+0.15		4
Gain tracking	+3 dBm to -55 dBm					
	Reference: 0 dBm					
	0°C to +70°C	-0.1		+0.1		3, 4
	−40°C to +85°C	-0.15		+0.15		4
Group delay	f = 1 kHz			4	μs	4, 8
1	· · · · · =				F0	., -


# ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
	to 4-Wire or 4- to 2-Wire, See Test	Circuits A	and B)			_
BAT = $-48 \text{ V}$ , $R_L = 900 \Omega$				1	T	Т
Harmonic distortion	2-wire level = 0 dBm		-64	-50	dB	
300 Hz to 3400 Hz	2-wire level = +7 dBm		-55	-40		
Idle Channel Noise (2-Wire and	d 4-Wire)			1	T	Т
C-message weighted	2-wire, 0°C to +70°C		+7	+10		4
	2-wire, -40°C to +85°C		+7	+12	dBrnC	4
	4-wire, 0°C to +70°C		+7	+10	420	4
	4-wire, -40°C to +85°C		+7	+12		4
Psophometric weighted	2-wire, 0°C to +70°C		-83	-80		_
	2-wire, -40°C to +85°C		-83	-78	dBmp	4
	4-wire, 0°C to +70°C		-83	-80		_
	4-wire, -40°C to +85°C		-83	-78		4
Line Characteristics, Active St				1	T	1
Short loops, Active state	BAT = $-48 \text{ V}$ , $R_{LDC} = 600 \Omega$	25.0	27.0	29.0		
Long loops, Active state	BAT = $-48 \text{ V}$ , $R_{LDC} = 1.9 \text{ k}\Omega$	18.0	20.4			
OHT state	BAT = $-48$ V, $R_{LDC} = 600 \Omega$	16.0	18.0	20.0		
Standby state	$I_L = \frac{ V_{BAT}  - 3 V}{R_L + 1800}, T_A = 25^{\circ}C$	0.7I <sub>L</sub>	ΙL	1.3l <sub>L</sub>	mA	
	$R_L = 600 \Omega$ , BAT = -48 V $T_A = 70^{\circ}$ C	15.0	17.4			
Loop current	Tip Open state, R <sub>L</sub> = 0			100	μΑ	
	Disconnect state, R <sub>L</sub> = 0			100	μΑ	
	Tip Open state, Bwire to GND	22	30	44		
	Tip Open state,	20	20	45	mA	
	Bwire = V <sub>BAT</sub> + 6 V		30	45		
I <sub>L</sub> LIM (I <sub>TIP</sub> + I <sub>RING</sub> )	Tip and ring shorted to GND		100	130		
Ground-start signaling	Active state					
(tip voltage)	$R_{TIP}$ to $-48 \text{ V} = 7.0 \text{ k}\Omega$	-7.5	<b>-</b> 5.0			
	$R_{RING}$ to GND = 100 $\Omega$				V	
Open circuit voltage	Active and OHT states	40.5	42.0			
	BAT = -48 V					
Power Dissipation, BAT = $-48$	V					
On hook, Open Circuit state			25	70		
On hook, OHT state			120	210		
On hook, Active state	$R_{TMG}$ = Open $R_{TMG}$ = 1700 $\Omega$		160 195	230 280	mW	
On hook, Standby state			35	85	1	
Off hook, OHT state	$R_L = 300 \Omega, R_{TMG} = \infty$ BAT = -48 V		735	1050		
Off hook, Active state	$R_L = 300 \Omega, R_{TMG} = \infty$ BAT = -48 V		1.25	1.45		
	$R_L = 300 \Omega, R_{TMG} = \infty$		0.57	0.85	W	
Off hook, Standby state	R <sub>L</sub> = 600 Ω, T <sub>A</sub> = 25°C		0.68	1.0	1	

# **ELECTRICAL CHARACTERISTICS (continued)**

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Supply Currents, BAT = −48 V						
V <sub>CC</sub> on-hook supply current	Open Circuit state		1.7	2.5		
	OHT state		4.9	7.5		
	Standby state		2.2	3.0		
	Active state		6.3	8.5		
V <sub>EE</sub> on-hook supply current	Open Circuit state		0.7	2.0		
	OHT state		2.0	3.5	mA	
	Standby state		0.77	2.0		
	Active state		2.1	5.0		
V <sub>BAT</sub> on-hook supply current	Open Circuit state		0.18	1.0		
	OHT state		1.9	4.7		
	Standby state		0.45	1.5		
	Active state		4.2	5.7		
	/ <sub>RIPPLE</sub> = 50 mVrms), Active Nori		T 1	1		
V <sub>CC</sub>	50 Hz to 3.4 kHz	33	40			
V <sub>EE</sub>	50 Hz to 3.4 kHz	29	35		dB	5
$V_{BAT}$	50 Hz to 3.4 kHz	30	50			
Effective internal resistance	CAS pin to GND	85	170	255	$k\Omega$	4
RFI rejection	100 Hz to 30 MHz			1.0	mVrms	4
	(See Figure E)					
Off-Hook Detector						
Current threshold	$I_{DET} = \frac{375}{R_D}$	-10		+10	%	
Ground-Key Detector Threshold	s, Active State, BAT = -48 V					
Ground-key resistance threshold	B(RING) to GND	2.0	5.0	10.0	$k\Omega$	
Ground-key current threshold	B(RING) to GND		9.0		mA	
Ring-Trip Detector Input						
Bias current		-0.5	-0.05		μΑ	
Offset voltage	Source resistance = $2 M\Omega$	-50	0	+50	mV	6
Logic Inputs C3-C1, E0, E1			].	<u>"</u>		
Input High voltage		2.0				
Input Low voltage				0.8	V	
Input High current	All inputs except C3 and E1	-75		40		
pat riigir carront	Input C3	-75		200	μΑ	
	Input E1	<b>-75</b>		45	,	
Input Low current		-0.4			mA	
Logic Output (DET)						
Output Low voltage	I <sub>OUT</sub> = 0.8 mA			0.4		
Output High voltage	$I_{OUT} = -0.1 \text{ mA}$	2.4			V	
Relay Driver Output (RINGOUT)	1 001		<u> </u>			
On voltage	35 mA sink		+0.25	+0.4	V	
Off leakage	V <sub>OH</sub> = +5 V		. 5.20	100	μΑ	
Zener breakover	V <sub>OH</sub> = +3 V 100 μA	6	7.2	100	μΛ	
	·	U			V	
Zener On voltage	30 mA		10			

# **RELAY DRIVER SCHEMATIC**




# **SWITCHING CHARACTERISTICS** (32-pin PLCC only)


Symbol	Parameter	Test Conditions	Temperature Ranges	Min	Тур	Max	Unit	Note
	E1 Low to $\overline{DET}$ High (E0 = 1)		0°C to 70°C			3.8		
tgkde	E1 Low to DET Low (E0 = 1)		-40°C to +85°C 0°C to 70°C			4.0 1.1		
		Ground-Key Detect state R <sub>I</sub> open, R <sub>G</sub> connected	-40°C to +85°C			1.6		
tgkdd	E0 High to $\overline{DET}$ Low (E1 = 0)	(See Figure H)	0°C to 70°C			1.1		
	,		−40°C to +85°C		1.6			
tgkd0	E0 Low to $\overline{DET}$ High (E1 = 0)		0°C to 70°C			3.8		
·g.·a.c	== ==		−40°C to +85°C			4.0	μs	4
	E1 High to $\overline{DET}$ Low (E0 = 1)		0°C to 70°C			1.2	μο	-
4-1-1-			−40°C to +85°C			1.7		
tshde	E1 High to $\overline{DET}$ High (E0 = 1)		0°C to 70°C			3.8		
		Switchhook Detect state $R_1 = 600 \Omega$ , $R_G$ open	-40°C to +85°C			4.0		
40000	FOLLigh to DET Law (F4 4)	(See Figure G)	0°C to 70°C			1.1		
tshdd	E0 High to $\overline{DET}$ Low (E1 = 1)	(SSS Figure S)	-40°C to +85°C		1.6			
	FOLION to DET High (F4 4)		0°C to 70°C			3.8		
tshd0	E0 Low to DET High (E1 = 1)		−40°C to +85°C			4.0		

#### SWITCHING WAVEFORMS

#### E1 to DET



#### E0 to DET



#### Note:

All delays measured at 1.4 V level.

#### Notes:

- 1. Unless otherwise noted, test conditions are  $V_{CC}$  = +5 V,  $V_{EE}$  = -5 V,  $C_{HP}$  = 0.33  $\mu$ F,  $R_{DC1}$  =  $R_{DC2}$  = 9.26  $k\Omega$ ,  $C_{DC}$  = 0.33  $\mu$ F,  $R_D$  = 35.4  $k\Omega$ ,  $C_{CAS}$  = 0.33  $\mu$ F, no fuse resistors, BAT = -48 V,  $R_L$  = 900  $\Omega$ , and  $R_{TMG}$  = 1700  $\Omega$ .
- a. Overload level is defined when THD = 1%.
   b. Overload level is defined when THD = 1.5%
- 3. Balance return signal is the signal generated at  $V_{TX}$  by  $V_{RX}$ . This specification assumes the two-wire AC load impedance matches the programmed impedance.
- 4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- 5. This parameter is tested at 1 kHz with a termination impedance of 900  $\Omega$  and an  $R_L$  of 600  $\Omega$  in production. Performance at other frequencies is guaranteed by characterization.
- 6. Tested with 0  $\Omega$  source impedance. 2 M $\Omega$  is specified for system design only.
- 7. Assumes the following  $Z_T$  networks:



8. Group delay can be considerably reduced by using a  $Z_T$  network such as that shown in Note 7 above. The network reduces the group delay to less than  $2 \mu s$ . The effect of group delay on the linecard performance may be compensated for by using the QSLAC<sup>TM</sup> or DSLAC<sup>TM</sup> device.

**Table 1. SLIC Decoding** 

					DET (	Output
State	C3	C2	C1	Two-Wire Status	E1 = 1	E1 = 0
0	0	0	0	Open Circuit	Ring trip	Ring trip
1	0	0	1	Ringing	Ring trip	Ring trip
2	0	1	0	Active	Loop detector	Ground key
3	0	1	1	On-Hook TX (OHT)	Loop detector	Ground key
4	1	0	0	Tip Open	Loop detector	Ground key
5	1	0	1	Standby	Loop detector	Ground key
6	1	1	0	Reserved		
7	1	1	1	Reserved		


## Note:

E0 and E1 are internally pulled High in the 22-pin DIP package option. E0 High enables the DET pin.

# **Table 1. User-Programmable Components**

	- rogrammable components
$Z_{\rm T} = 200(Z_{\rm 2WIN} - 2R_{\rm F})$	$Z_{T}$ is connected between the VTX and RSN pins. The fuse resistors are $R_{F}, \mbox{ and } Z_{2WIN}$ is the desired 2-wire AC input impedance. When computing $Z_{T},$ the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account.
$Z_{RX} = \frac{Z_{L}}{G_{42L}} \bullet \frac{500 \bullet Z_{T}}{Z_{T} + 200(Z_{L} + 2R_{F})}$	$Z_{RX}$ is connected from $V_{RX}$ to $R_{SN}.\ Z_T$ is defined above, and $G_{42L}$ is the desired receive gain.
$R_{DC1} + R_{DC2} = \frac{500}{I_{LOOP}}$	$R_{DC1},R_{DC2},$ and $C_{DC}$ form the network connected to the RDC pin. $R_{DC1}$ and $R_{DC2}$ are approximately equal. $I_{LOOP}$ is the desired loop current in the constant-current region.
$C_{DC} = 1.5 \text{ ms} \bullet \frac{R_{DC1} + R_{DC2}}{R_{DC1} \bullet R_{DC2}}$	
$R_{\rm D} = \frac{375}{I_{\rm T}},  C_{\rm D} = \frac{0.5 \text{ ms}}{R_{\rm D}}$	$\rm R_D$ and $\rm C_D$ form the network connected from RD to –5 V and $\rm I_T$ is the threshold current between on hook and off hook.
$I_{OHT} = \frac{500 \text{ V} \bullet 0.66}{R_{DC1} + R_{DC2}}$	OHT loop current (constant-current region).
$C_{CAS} = \frac{1}{3.4 \cdot 10^5 \pi f_c}$	$C_{\text{CAS}}$ is the filter regulator filter capacitor and $f_{\text{c}}$ is the desired filter cutoff frequency.
Thermal Management Equations (Normal Active ar	nd Tip Open States)
$R_{\rm TMG} \ge \frac{V_{\rm BAT} - 6 \text{ V}}{I_{\rm LOOP}}$	$R_{TMG}$ is connected from $T_{MG}$ to $V_{BAT}$ and is used to limit power dissipation within the SLIC in Normal Active and Tip Open states only.
$P_{RTMG} = \frac{(V_{BAT} - 6 \ V - (I_L \bullet R_L))^2}{R_{TMG}}$	Power dissipated in the thermal management resistor, $R_{\text{TMG}}$ , during Active and Tip Open states.
$P_{SLIC} = V_{BAT} \bullet I_{L} - P_{RTMG} - R_{L}(I_{L})^{2} + 0.12 \text{ W}$	Power dissipated in the SLIC while in Active and Tip Open states.

## DC FEED CHARACTERISTICS



 $R_{DC1} + R_{DC2} = R_{DC} = 18.52 \text{ k}\Omega$ 

Active state

OHT state

#### Notes:

1. Constant-current region:

$$\label{eq:ll_loss} \textit{Active state,} \qquad \qquad I_L \, = \, \frac{500}{R_{DC}}$$

OHT state, 
$$I_{L} = \frac{2}{3} \bullet \frac{500}{R_{DC}}$$


 $V_{AB} = 1.017 |V_{BAT}| - 10.7$ 2. Anti-sat (battery tracking) turn-on:

 $V_{AB} = 1.017 |V_{BAT}| - 6.3$ 3. Open circuit voltage:

 $V_{AB} = 1.017 |V_{BAT}| - 6.3 - I_L \frac{R_{DC}}{120}$ 4. Anti-sat (battery tracking) region:

a. V<sub>A</sub>-V<sub>B</sub> (V<sub>AB</sub>) Voltage vs. Loop Current (Typical)


# **DC FEED CHARACTERISTICS (continued)**



 $\mathsf{R}_\mathsf{DC1} + \mathsf{R}_\mathsf{DC2} = \mathsf{R}_\mathsf{DC} = 18.52 \; \mathsf{k}\Omega$ 

 $V_{BAT} = 47.3 \text{ V}$ 


# b. Loop Current vs. Load Resistance (Typical)



c. Feed Programming


Figure 1. DC Feed Characteristics

## **TEST CIRCUITS**



A. Two- to Four-Wire Insertion Loss

B. Four- to Two-Wire Insertion Loss and Balance Return Signal




C. Longitudinal Balance


D. Two-Wire Return Loss Test Circuit

 $R_L = -20 \log (2 V_M / V_S)$ 


# **TEST CIRCUITS (continued)**



E. RFI Test Circuit




F. Loop-Detector Switching



G. Ground-Key Switching

# **TEST CIRCUITS (continued)**



# **REVISION SUMMARY**

# **Revision A to B**

Minor changes were made to the data sheet style and format to conform to AMD standards.

#### **Revision B to Revision C**

- In Pin Description table, inserted/changed TP pin description to: "Thermal pin. Connection for heat dissipation.
  Internally connected to substrate (QBAT). Leave as open circuit or connected to QBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation."
- Minor changes were made to the data sheet style and format to conform to AMD standards.

#### **Trademarks**

Copyright © 1998 Advanced Micro Devices, All rights reserved.

AMD, the AMD logo and combinations thereof are trademarks of Advanced Micro Devices, Inc.

DSLAC and QSLAC are trademarks of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.